library ieee;
use ieee.std_logic_1164.all;

entity pract3 is
port(A,B,C,D :in std_logic;
	G:out std_logic);
	
end pract3;


architecture bhv of pract3 is
begin

G <= not(A xor B xor C xor D);


end bhv;